Part Number Hot Search : 
FEP16JTA AD9071 AH284 KK74A 11012 GP1F562T XXXGXX NJM25
Product Description
Full Text Search
 

To Download AKD4710-A Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  asahi kasei [AKD4710-A] 2011/06 general description akd4710 is an evaluation board for quickly eval uating the ak4710, single scart driver. evaluation requires audio/video analog anal yzers/generators and a power supply. ? ordering guide AKD4710-A --- ak4710 evaluation board (control software and usb cable are packed with this.) function ? rca connectors for analog audio output ? xlr connectors for analog audio input ? rca connectors for sd video input/output ? usb connector for serial control interface 3.3v 5.0v regulator ak4710 ainl+ ainl- ainr+ ainr- vd1 vd2 agnd tvoutl tvoutr cinchoutr encb encc encg encv ency encrc tvrc tvg tvb rcavout vvd regulator vvd vp +12v +3.3v vss2 vd2 vd1 vp tvfb tvsb tvvout cinchoutl usb port pic4550 regulator +12v +3.3v figure 1. akd4710 block diagram circuit diagram and pcb layout are a ttached at the end of this manual. ak4710 evaluation board rev.1 ak d 4710 - a - 1 -
asahi kasei [AKD4710-A] 2011/06 evaluation board manual ? operation sequence 1) set up the power supply lines. name of jack color of jack voltage used for comment and attention default of jack vp yellow +10.8 +13.2v vp of ak4710 should be always connected +12v vd1 red +3.13 +3.47 vd1 of ak4710 should be connected when jp5 (vd1_sel) is set to reg side. should be open when jp5 (vd1_sel) is set to vd1 side. open vd2 red +3.13 +3.47v vd2 of ak4710 should be connected when r 51(vd2_sel) is set to reg side. should be open when r51 (vd2_sel) is set to vd2 side. open vvd red +3.13 +3.47v vvd of ak4710 should be connected when jp6 (vvd_sel) is set to reg side. should be open when jp6(vvd_sel) is set to vvd side. open d3.3v red +3.13 3.47v power supply of logic should be connected when jp7 (vcc_sel) is set to reg side. should be open when jp7 (vcc_sel) is set to d3.3v side. open agnd black 0v analog ground should be always connected 0v vss2 black 0v analog ground should be always connected open dgnd black 0v digital ground should be connected when jp4 (gnd_sel) is set to agnd side. should be open when jp4 (gnd_sel) is set to dgnd side. open table 1. power supply lines each supply line should be distributed from the power supply unit. 2) set-up jumper pins. (see the followings.) 3) power on. the ak4710 should be reset once bringing sw1 ?l? upon power-up. ? jumper pins set up [jp1] (gnd): ainl- pin input select open: j5 (ainl): 3pin short: gnd (not to use) [jp2] (gnd): ainr- pin input select open: j13 (ainr): 3pin short: gnd (not to use) [jp3] not to use [jp4] (gnd): analog ground and digital ground open: separated short: common. (the connector ?dgnd? can be open.) [jp5] (vd1): regulator (+3.3v) or vd1 connector open: vd1 pin is supplied from vd1 connector. short: vd1 pin is supplied to regulator (+3.3v). (the connector ?vd1? can be open.) - 2 -
asahi kasei [AKD4710-A] 2011/06 [jp6] (vvd): regulator (+3.3v) or vvd connector open: vvd pin are supplied from vvd connector. short: vvd pin are supplied from regulator (+3.3v) (the connector ?vvd? can be open.) [jp7] (d3.3v): regulator (+3.3v) or d3.3v connector open: logic voltage is supplied from d3.3v connector. short: logic voltage is supplied form regulator (+3. 3v). (the connector ?vcc? can be open.) the regulator can be supplied 3.3v to all circuits by shorting jp5, jp6 and jp7 and supplying 12v to vp connector. ? the function of the toggle sw [s1] (pdn): resets the ak4710. keep ?h? during normal operation. ? bord control the ak4710 can be controlled usb port of pc. connect port1 with pc by usb cable packed with the AKD4710-A. the control software packed with this evaluation board ? analog input/output list signal name note input j5(ainl+, ainl-), j13(ainr+, ainr-) max. 2vrms audio output j4 (tvoutl), j9 (tvoutr), j6 (chinoutl), j14 (chinoutr) max. 2.15vrms input j2 (encv), j7 (ency), j10 (encrc), j15 (encc),j17 (encg), j19(encb) max. 1.25vpp video output j3 (tvvout), j8 (tvrc), j11(tvg), j16(tvb), j18 (rcavout) max. 2.5vpp fast blanking output j22 (tvfb), max. vvd slowblanking output j 24 (tvsb) max. vp table 2. analog input/output list - 3 -
asahi kasei [AKD4710-A] 2011/06 control soft manual evaluation board and control soft settings 1. set an evaluation board properly. 2. connect evaluation board to pc with usb cable. usb control is recognized as hid (human interface device) on the pc. when it can not be recognized correctly please reconnect evaluation board to pc with usb cable. 3. proceed evaluation by following the process below. [support os] windows 2000 / xp 64bit os?s are not supported. windows 95 / 98 / me / nt are not supported. operation screen 1. start up the control program following the process above. 2. after the evaluation board ? s power is supplied, the ak4710 must be reset once bring s1 (ak4710-pdn) ? l ? to ? h ? . 3. the operation screen is shown below - 4 -
asahi kasei [AKD4710-A] 2011/06 operation overview function, register map and testing tool can be controlled by th is control soft. these controls are selected by upper tabs. buttons which are frequently used such as register initializing button ?write default?, are located outside of the switching tab window. refer to the ? dialog boxes? for details of each dialog box setting. 1. [port reset]: for when connecting to pc with usb cable click this button after the control soft starts up when connecting to pc with usb cable. 2. [write default]: register initializing when the device is reset by a hardware reset, use this button to initialize the registers. 3. [all write]: executing write commands for all registers displayed. 4. [all read]: executing read comma nds for all registers displayed. 5. [save]: saving current register settings to a file. 6. [load]: executing data write from a saved file. 7. [all reg write]: [all reg write] dialog box is popped up. 8. [data r/w]: [data r/w] dialog box is popped up. 9. [read]: reading current register settings and display on to the register area (on the right of the main window). this is different from [all read] button, it does not reflect to a register map, only displaying hexadecimal. - 5 -
asahi kasei [AKD4710-A] 2011/06 tab functions 1. [reg]: register map this tab is for a register writing and reading. each bit on the register map is a push-button switch. button down indicates ?h? or ?1? and the bit name is in red (when read only it is in deep red). button up indicates ?l? or ?0? and the bit name is in blue (when read only it is in gray) grayout registers are r ead only registers. they can not be controlled. the registers which is not defined in the datasheet are indicated as ?---?. figure 2. window of [ reg] - 6 -
asahi kasei [AKD4710-A] 2011/06 1-1. [write]: data writing dialog it is for when changing two or more bits on the same address at the same time. click [write] button located on the right of th e each corresponded address for a pop-up dialog box. when the checkbox is checked, the data will be ?h? or ?1?. when the checkbox is not checked, the data will be ?l? or ?0?. click [ok] to write setting values to the registers, or click [cancel] to cancel this setting. figure 3. window of [ register set ] 1-2. [read]: data read click [read] button located on the right of the each corresponded address to execute a register read. after register reading, the display will be updated regarding to th e register status. button down indicates ?h? or ?1? and the bit name is in red (when read only it is in deep red). button up indicates ?l? or ?0? and the bit name is in blue (when read only it is in gray) please be aware that button statuses will be changed by a read command. - 7 -
asahi kasei [AKD4710-A] 2011/06 2. [tool]: testing tools evaluation testing tools are available in this tab. click buttons for each testing tool. figure 4. window of [ tool ] - 8 -
asahi kasei [AKD4710-A] 2011/06 2-1. [repeat test]: repeat test dialog click [repeat test] button in the test tab to open a repeat test dialog shown below. repeat writing test can be executed by this dialog. figure 5. window of [ repeat test ] [start] button : starts the repeat test. a dialog for saving a file of the test result will open when clicking this button. name the file. test will start after specifying a saving file. [close] button : closes this dialog and finishes the process. [address] box : data writing address in hexadecimal numbers. [start data] box : start data in hexadecimal numbers. [end data] box : end data in hexadecimal numbers. [step] box : data write step interval. [repeat count] box : repeat count of the test writing. [up and down] box : data write flow is changed as below. ? checked: writes in step interval from the start data to the end data and turn back from the end data to the start data. [example] start data = 00, end data = 05, step = 1, [ ]?for 1 count. data flow: [00 01 02 03 04 05 05 04 03 02 01 00] x repeat count number ? not checked: writes in step interval from the start data to the end data and finishes writing. [example] start data = 00, end data = 05, step = 1, [ ]?for 1 count. data flow: [00 01 02 03 04 05] x repeat count number [sampling frequency] box: selects sampling frequency 44.1khz/48khz [count] box : indicates the count number during a repeat test. [lch level] box : indicates the lch level during a repeat test. - 9 -
asahi kasei [AKD4710-A] 2011/06 2-2. [loop setting]: loop dialog click [loop setting] button in th e tool tab to open loop setti ng dialog as shown below. writing test can be executed. figure 6. window of [ loop ] [ ok ] button : starts the test. [ cancel ] button : closes the dialog and finishes the process. [ address ] box : data writing address in hexadecimal numbers. [ start data ] box : start data in hexadecimal numbers. [ end data ] box : end data in hexadecimal numbers. [ interval ] box : data write interval time. [ step ] box : data write step interval. [ mode select ] box : mode select check box. ? checked: writes in step interval from the start data to the end data and turn back from the end data to the start data. [example] start data = 00, end data = 05, step = 1 data flow: 00 01 02 03 04 05 05 04 03 02 01 00 ? not checked: writes in step interval from the start data to the end data and finishes writing. [example] start data = 00, end data = 05, step = 1 data flow: 00 01 02 03 04 05 - 10 -
asahi kasei [AKD4710-A] 2011/06 dialog boxes 1. [all req write]: all reg write dialog box click [all reg write] button in the main window to open register setting files. register setting files saved by [save] button can be applied. figure 7. window of [ all reg write ] [open (left)]: selects a register setting file (*.akr). [write]: executes register writing by the setting of selected file. [write all]: executes all register writings. selected files are executed in descending order. [help]: opens a help window. [save]: saves a register setting file assignment. the file name is ?*.mar?. [open (right)]: opens a saved register setting file assignment ?*. mar?. [close]: closes the dialog box and finish the process. ~ operating suggestions ~ 1. those files saved by [save] button and opened by [ope n] button on the right of the dialog ?*.mar? should be stored in the same folder. 2. when register settings are changed by [save] button in the main window, re-read the file to reflect new register settings. - 11 -
asahi kasei [AKD4710-A] 2011/06 2. [data r/w]: data r/w dialog box click the [data r/w] button in the main window for data read/write dialog box. data write is available to specified address. figure 8. window of [ data r/w ] [address] box: input da ta address in hexadecimal numbers for data writing. [data] box : input data in hexadecimal numbers. [mask] box : input mask data in hexadecimal numbers. this is ?and? processed input data. [write]: writs the data generated from data and ma sk values to the address specified by ?address? box. [read]: reads data from the address specified by ?address? box. the result will be shown in the read data box in hexadecimal numbers. [close]: closes the dialog box and finishes the process. data writing can be cancelled by this button instead of executing a write command. *the register map will be updated afte r executing [write] or [read] commands. - 12 -
asahi kasei [AKD4710-A] 2011/06 measurement results ? audio [measurement condition] ? measurement unit : audio precision sys-2722 ? bw : 20hz 20khz ? power supply : vp=12v, vd1=3.3v, vd2=3.3v, vvd=3.3v ? interface : input: cannon, output: bnc ? temperature : room ? volume gain : 0db ? measurement signal line path: ainl/ainr volume tvoutl/tvoutr parameter input signal measurement filter results lch [db] results rch [db] s/(n+d) (at 2vrms output) 1khz, 0dbfs 20klpf 97.0 95.6 dr 1khz, -60dbfs 22klpf, a-weighted 101.0 101.0 s/n ?no-input 22klpf, a-weighted 101.0 101.0 plots figure 1-1. fft (1khz, 0dbfs input) at 2vrms output figure 1-2. fft (1khz, -60dbfs input) figure 1-3. fft (noise floor) figure 1-4. thd+n vs. input level (fin=1khz) figure 1-5. thd+n vs. fin (input level=0dbfs) figure 1-6. linearity (fin=1khz) figure 1-7. frequency response (input level=0dbfs) figure 1-8. crosstalk (input level=0dbfs) - 13 -
asahi kasei [AKD4710-A] 2011/06 ? video [measurement condition] ? signal generator : tektronix tg2000 : tektronix tg700 (for s/n measurement) ? measurement unit : tektronix vm700t ? power supply : vp=12v, vd1=3.3v, vd2=3.3v, vdd1=3.3v, vdd2=3.3v ? interface : inpu t: bnc, output: bnc ? temperature : room ? measurement signal line path: s/n: encv tvvout y/c crosstalk: encv tvvout, encrc tvrc dg, dp: encv tvvout parameter input signal measurement filter results unit s/n 0% flat field bw=15khz to 5mhz filter=uni-weighted 76.1 db y/c crosstalk (measured at tvvout) 100% red field (y ? encv, c ? encrc) bw=15khz to full -59.5 (note1) db dg modulated 5 step min: -0.31 max: 0.00 % dp modulated 5 step min: -0.93 max: 0.11 deg. plots figure 2-1. noise spectrum (input=0% flat fiel d, bw=15khz to 5mhz, filter=uni-weighted) figure 2-2. y/c crosstalk (measur ed at tvvout, input= 100% red, en cv=y, encrc=c), bw=15khz to full) figure 2-3. dg, dp (input= modulated 5 step) (note1) y/c crosstalk: reference measurement: results: 1.7db (p-p) composite signal ? encv, no input ? encrc, tvrc is terminated by 75ohm. y/c crosstalk: measurement: results: -57.8db (p-p) y ? encv, c ? encrc, tvrc is terminated by 75ohm. y/c crosstalk calculation: -57.8db (p-p) ? 1.7db (p-p) = -59.5db (p-p) - 14 -
asahi kasei [AKD4710-A] 2011/06 plots (audio) ak4710 ainl/ainr ? tvoutl/tvoutr: fft: fin=1khz, input level=0db -180 +0 -170 -160 -150 -140 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 d b r a 20 20k 50 100 200 500 1k 2k 5k 10k hz figure1-1. fft (fin=1khz, input level=0db) ak4710 ainl/ainr ? tvoutl/tvoutr: fft: fin=1khz, input level=-60db -180 +0 -170 -160 -150 -140 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 d b r a 20 20k 50 100 200 500 1k 2k 5k 10k hz figure-1-2. fft (fin=1khz input level=-60db) - 15 -
asahi kasei [AKD4710-A] 2011/06 ak4710 ainl/ainr ? tvoutl/tvoutr: fft: no-input -180 +0 -170 -160 -150 -140 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 d b r a 20 20k 50 100 200 500 1k 2k 5k 10k hz figure1-3. fft (noise floor) ak4710 ainl/ainr ? tvoutl/tvoutr: thd+n amplitude vs input amplitude: fin=1khz -110 -80 -108 -106 -104 -102 -100 -98 -96 -94 -92 -90 -88 -86 -84 -82 d b r a -140 +0 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 dbr figure1-4. thd+n vs. input level (fin=1khz) - 16 -
asahi kasei [AKD4710-A] 2011/06 ak4710 ainl/ainr ? tvoutl/tvoutr: thd+n amplitude vs input frequency: input level=0db -110 -80 -108 -106 -104 -102 -100 -98 -96 -94 -92 -90 -88 -86 -84 -82 d b r a 20 20k 50 100 200 500 1k 2k 5k 10k hz figure1-5. thd+n vs. input frequency (input level=0db) ak4710 ainl/ainr ? tvoutl/tvoutr: linearity: fin=1khz -140 +0 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 d b r a -140 +0 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 dbr figure1-6.linearity (fin=1khz) - 17 -
asahi kasei [AKD4710-A] 2011/06 ak4710 ainl/ainr ? tvoutl/tvoutr: frequency response: input level=0dbr -3 +1 -2.8 -2.6 -2.4 -2.2 -2 -1.8 -1.6 -1.4 -1.2 -1 -0.8 -0.6 -0.4 -0.2 +0 +0.2 +0.4 +0.6 +0.8 d b r a 20 20k 50 100 200 500 1k 2k 5k 10k hz figure1-7. frequency response (input level=0db) ak4710 ainl/ainr ? tvoutl/tvoutr: crosstalk: fin=1khz, input level=0dbr / no-input -140 -70 -135 -130 -125 -120 -115 -110 -105 -100 -95 -90 -85 -80 -75 d b 20 20k 50 100 200 500 1k 2k 5k 10k hz figure1-8. crosstalk (input level=0db) - 18 -
asahi kasei [AKD4710-A] 2011/06 plots(video) ak4710 encv ? tvvout: s/n: input signal=0% flat field, bw=15khz to 5mhz, filter=uni-weighted figure 2-1. noise spectrum (input=0% flat fiel d, bw=15khz to 5mhz, filter=uni-weighted) - 19 -
asahi kasei [AKD4710-A] 2011/06 ak4710 encv ? tvvout / encrc ? tvrc: y/c crosstalk: input signal=100% red field, y ? encv, c ? encrc, bw=15khz to full figure 2-2 crosstalk (measured at tvvout, input= 100% red field, y ? encv, c ? encrc, bw=15khz to full) - 20 -
asahi kasei [AKD4710-A] 2011/06 ak4710 encv ? tvvout: dg, dp: input signal=modulated 5 step figure 2-3 dg, dp (input signal= modulated 5 step) - 21 -
asahi kasei [AKD4710-A] 2011/06 revision history important notice z these products and their specifications are subject to change without notice. when you consider any use or application of these produc ts, please make inquiries the sales office of asahi kasei microdevices corporation (akm) or authorized distributors as to current status of the products. z descriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application exampl es of the semiconductor products. you are fully responsible for the incorporation of these external circuits, application circuits, software and other related information in the design of your e quipments. akm assumes no responsibility fo r any losses incurred by you or third parties arising from the use of these information herein. akm assumes no liability for infringement of any patent, intellectual property, or other rights in the applica tion or use of such information contained herein. z any export of these products, or devices or systems containi ng them, may require an export license or other official approval under the law and regulations of the country of e xport pertaining to customs and tariffs, currency exchange, or strategic materials. z akm products are neither intended nor aut horized for use as critical components note1 ) in any safety, life support, or other hazard related device or system note2 ) , and akm assumes no responsibility fo r such use, except for the use approved with the express written consent by representative director of akm. as used here: note1 ) a critical component is one whose failure to functi on or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability. note2 ) a hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aeros pace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property. z it is the responsibility of the buyer or distributor of akm products , who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above conten t and conditions, and the buyer or distributor agrees to assume any and all responsib ility and liability for and hold akm harmless from any and all claims arising from the use of said product in the absence of such notification. z the pcb layout diagram above is an example only. asahi kasei microdevices corporation (akm) assu mes no responsibility for any losses incurred by you or third parties arising from the use of the information herein. you are fully responsible for your pcb layout design. please double check the mounting capability when designing pcb layout. date (yy/mm/dd) manual revision board revision reason contents 11/01/14 km105900 0 first edition 11/02/03 km105901 0 modification update of measurement results and plots 11/06/21 km105902 1 modification update of measurement results and plots - 22 -
5 5 4 4 3 3 2 2 1 1 d d c c b b a a agnd vss2 agnd hdy hdpr hdpb rcavout tvvout tvfb tvrc tvg pdn sda scl vd2 hdvdd tvsb vd1 tvoutr tvoutl ainr- ainr+ ainl- ainl+ vvd tvb encb encg encrc encc encv ency vp title size document number rev date: sheet of ak4710/ak4711 0 AKD4710-A_main a3 14 friday, january 14, 2011 title size document number rev date: sheet of ak4710/ak4711 0 AKD4710-A_main a3 14 friday, january 14, 2011 title size document number rev date: sheet of ak4710/ak4711 0 AKD4710-A_main a3 14 friday, january 14, 2011 + c11 open + c11 open + c2 open + c2 open r3 open r3 open c1 open c1 open u2 open u2 open pdn 1 rcavout 2 vss3 3 tvvout 4 tvfb 5 tvrc 6 tvg 7 tvb 8 vvd 9 encb 10 encg 11 encc 13 encv 14 ency 15 vp 16 tvsb 17 vss1 18 vd1 19 tvoutr 20 tvoutl 21 ainrn 22 ainrp 23 vee 26 cn 27 cp 28 vss2 29 vd2 30 scl 31 sda 32 encrc 12 ainln 24 ainlp 25 c10 open c10 open + c8 open + c8 open c4 open c4 open cn2 cn2 1 2 3 4 5 6 7 8 9 r2 open r2 open + c3 open + c3 open + c12 open + c12 open cn1 cn1 1 2 3 4 5 6 7 8 9 c9 open c9 open c5 open c5 open r1 open r1 open r4 open r4 open cn3 cn3 1 2 3 4 5 6 7 8 9 u1 open u1 open 1 hdy 2 hdpr 3 hdpb 5 vss3 6 tvvout 7 tvfb 8 tvrc 9 tvg 10 tvb 11 vvd 12 encb 13 encg 14 encrc 15 encc 16 encv 17 ency 18 vp 19 tvsb 21 vd1 22 tvoutr 23 tvoutl 24 ainrn 25 ainrp 26 ainln 27 ainlp 28 vee 29 cn 30 cp 31 vss2 32 vd2 33 scl 34 sda 35 pdn 36 hdvdd 4 rcavout 20 vss1 c6 open c6 open c7 open c7 open cn4 cn4 1 2 3 4 5 6 7 8 9 - 23 -
5 5 4 4 3 3 2 2 1 1 d d c c b b a a agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd agnd tvvout tvb tvg tvrc rcavout tvsb hdy tvfb hdpb ainr- hdpr tvoutl tvoutr ainl+ encb encc ainl- ainr+ encg encv ency encrc title size document number rev date: sheet of audio video input / output 0 AKD4710-A-main a3 24 friday, january 14, 2011 title size document number rev date: sheet of audio video input / output 0 AKD4710-A-main a3 24 friday, january 14, 2011 title size document number rev date: sheet of audio video input / output 0 AKD4710-A-main a3 24 friday, january 14, 2011 video intput video output (sd) blanking output audio output video output (hd) audio intput j19 encb j19 encb 1 2 3 4 5 c24 0.1u c24 0.1u j2 encv j2 encv 1 2 3 4 5 c21 0.1u c21 0.1u c14 0.1u c14 0.1u r16 75 r16 75 r7 300 r7 300 r22 75 r22 75 j4 tvoutl j4 tvoutl 1 2 3 4 5 j13 ainr j13 ainr 2 2 3 3 1 1 j15 encc j15 encc 1 2 3 4 5 r15 75 r15 75 r13 300 r13 300 c23 0.1u c23 0.1u jp2 gnd jp2 gnd j5 ainl j5 ainl 2 2 3 3 1 1 j23 hdpr j23 hdpr 1 2 3 4 5 r5 75 r5 75 r14 10k r14 10k j21 hdpb j21 hdpb 1 2 3 4 5 r10 300 r10 300 j9 tvoutr j9 tvoutr 1 2 3 4 5 r20 300 r20 300 r25 470 r25 470 + c20 0.47u + c20 0.47u j7 ency j7 ency 1 2 3 4 5 j24 tvsb j24 tvsb 1 2 3 4 5 j10 encrc j10 encrc 1 2 3 4 5 + c13 0.47u + c13 0.47u + c16 0.47u + c16 0.47u r21 75 r21 75 j20 hdy j20 hdy 1 2 3 4 5 j1 ainl+ j1 ainl+ 1 2 3 4 5 c17 0.1u c17 0.1u j14 cinchoutr j14 cinchoutr 1 2 3 4 5 r23 75 r23 75 r12 75 r12 75 r24 75 r24 75 r17 300 r17 300 c19 0.1u c19 0.1u j12 ainr+ j12 ainr+ 1 2 3 4 5 j16 tvb j16 tvb 1 2 3 4 5 + c18 (short) + c18 (short) j11 tvg j11 tvg 1 2 3 4 5 j17 encg j17 encg 1 2 3 4 5 j22 tvfb j22 tvfb 1 2 3 4 5 + c15 (short) + c15 (short) r19 75 r19 75 r8 75 r8 75 j8 tvrc j8 tvrc 1 2 3 4 5 r11 75 r11 75 r9 10k r9 10k r6 300 r6 300 j6 cinchoutl j6 cinchoutl 1 2 3 4 5 r18 75 r18 75 + c22 0.47u + c22 0.47u j3 tvvout j3 tvvout 1 2 3 4 5 jp1 gnd jp1 gnd j18 rcavout j18 rcavout 1 2 3 4 5 - 24 -
5 5 4 4 3 3 2 2 1 1 d d c c b b a a dgnd dgnd dgnd dgnd dgnd dgnd dgnd dgnd dgnd dgnd d3.3v d3.3v d3.3v pdn d3.3v d3.3v scl sda title size document number rev date: sheet of up-i/f 0 AKD4710-A-main a3 34 friday, january 14, 2011 title size document number rev date: sheet of up-i/f 0 AKD4710-A-main a3 34 friday, january 14, 2011 title size document number rev date: sheet of up-i/f 0 AKD4710-A-main a3 34 friday, january 14, 2011 silk-screen 1:vdd 2:mclr 3:pgd 4:pgc 5:gnd scl sda(ack) sda xti xto usb-rst scl sda sda(ack) pdn h l c33 22p c33 22p x1 20mhz x1 20mhz pic18f4550 tqfp 44-pin u3 pic18f4550 pic18f4550 tqfp 44-pin u3 pic18f4550 rc7/rx/dt/sdo 1 rd4/spp4 2 rd5/spp5/p1b 3 rd6/spp6/p1c 4 rd7/spp7/p1d 5 vss0 6 vdd0 7 rb0/an12/int0/flt0/sdi/sda 8 rb1/an10/int1/sck/scl 9 rb2/an8/int2/vmo 10 rb3/an9/cpp2/vpo 11 nc/icck/icpgc 12 nc/icdt/icpgd 13 rb4/an11/kbi0/csspp 14 rb5/kbi1/pgm 15 rb6/kbi2/pgc 16 rb7/kbi3/pgd 17 mclr_n/vpp/re3 18 ra0/an0 19 ra1/an1 20 ra2/an2/vref-/cvref 21 ra3/an3/vref+ 22 ra4/t0cki/c1out/rcv 23 ra5/an4/ss_n/hlvdin/c2out 24 re0/an5/ck1spp 25 re1/an6/ck2spp 26 re2/an7/oespp 27 vdd1 28 vss1 29 osc1/clki 30 osc2/clko/ra6 31 rc0/t1oso/t13cki 32 nc/icrst_n/icvpp 33 nc/icports 34 rc1/t1osi/ccp2/uoe_n 35 rc2/ccp1/p1a 36 vusb 37 rd0/spp0 38 rd1/spp1 39 rd2/spp2 40 rd3/spp3 41 rc4/d-/vm 42 rc5/d+/vp 43 rc6/tx/ck 44 c36 0.1u c36 0.1u r37 51 r37 51 c32 0.1u c32 0.1u t1 5v => 3.3v tk73633ame t1 5v => 3.3v tk73633ame nc 1 vout 2 pcl 3 gnd 4 nc 8 vin 7 nc 5 vcont 6 r43 51 r43 51 r28 51(open) r28 51(open) c34 22p c34 22p u4 74hc07 u4 74hc07 1a 1 2a 3 3a 5 4a 9 5a 11 6a 13 vcc 14 gnd 7 1y 2 2y 4 3y 6 4y 8 5y 10 6y 12 + c27 10u + c27 10u c35 470n c35 470n r41 51 r41 51 c29 0.1u c29 0.1u r26 4.7k r26 4.7k r32 10k r32 10k c31 0.1u c31 0.1u r39 470 r39 470 r33 10k r33 10k r38 0 r38 0 r35 470 r35 470 r44 0 r44 0 r29 51(open) r29 51(open) r36 51 r36 51 c37 0.1u c37 0.1u r34 10k r34 10k c25 2.2u c25 2.2u r30 10k r30 10k c30 1u c30 1u r27 51(open) r27 51(open) port2 10pin-ctrl a1-10pa-2.54dsa(open) port2 10pin-ctrl a1-10pa-2.54dsa(open) 1 3 5 7 9 10 8 6 4 2 u6 74hc14 u6 74hc14 gnd 7 1a 1 3a 5 5a 11 5y 10 3y 6 1y 2 2y 4 4y 8 6y 12 6a 13 4a 9 2a 3 vcc 14 d1 hsu119 d1 hsu119 k a r31 10k r31 10k r42 51 r42 51 r45 0 r45 0 r40 100k r40 100k jp3 jp3 1 2 3 4 5 r46 10k r46 10k port1 usb(b type) port1 usb(b type) vusb 1 d- 2 d+ 3 gnd 4 + c26 10u + c26 10u c28 0.1u c28 0.1u s1 ate1d-2m3 s1 ate1d-2m3 2 1 3 - 25 -
5 5 4 4 3 3 2 2 1 1 d d c c b b a a vd2 vp vp vd2 vvd d3.3v vd1 vd1 vvd d3.3v dgnd dgnd dgnd agnd vss2 agnd agnd agnd agnd vss2 agnd vd2 vp vd1 vvd d3.3v hdvdd title size document number rev date: sheet of power supplly 0 AKD4710-A-main a3 44 friday, january 14, 2011 title size document number rev date: sheet of power supplly 0 AKD4710-A-main a3 44 friday, january 14, 2011 title size document number rev date: sheet of power supplly 0 AKD4710-A-main a3 44 friday, january 14, 2011 dgnd agnd vp tj563_y vp tj563_y 1 c52 0.1u c52 0.1u + c43 47u + c43 47u 1 2 test3 (open) test3 (open) test4 (open) test4 (open) l2 (short) l2 (short) 1 2 jp4 gnd jp4 gnd c46 0.1u c46 0.1u test1 (open) test1 (open) l6 (short) l6 (short) 1 2 c51 0.1u c51 0.1u + c54 10u + c54 10u dgnd tj563-bk dgnd tj563-bk 1 l4 (short) l4 (short) 1 2 r51 0 r51 0 + c53 10u + c53 10u test2 (open) test2 (open) + c49 47u + c49 47u 1 2 c45 0.1u c45 0.1u vd1 tj563-r vd1 tj563-r 1 vvd tj563-r vvd tj563-r 1 agnd tj563-bk agnd tj563-bk 1 + c47 0.1u + c47 0.1u + c38 47u + c38 47u t3 lm1117 t3 lm1117 out 3 gnd 2 in 1 vd2 tj563-r vd2 tj563-r 1 l5 (short) l5 (short) 1 2 jp7 d3.3v jp7 d3.3v + c44 10u + c44 10u t4 lm1117 t4 lm1117 out 3 gnd 2 in 1 jp6 vvd jp6 vvd test6 (open) test6 (open) + c48 47u + c48 47u 1 2 d3.3v tj563-r d3.3v tj563-r 1 + c50 47u + c50 47u 1 2 jp5 vd1 jp5 vd1 test5 (open) test5 (open) l1 (short) l1 (short) 1 2 l3 (short) l3 (short) 1 2 vss2 tj563-bk vss2 tj563-bk 1 - 26 -
- 27 -
- 28 -
- 29 -
- 30 -


▲Up To Search▲   

 
Price & Availability of AKD4710-A

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X